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 Reminiscences of Project Y and the ACS Project 
 
Brian Randell 
 
Abstract 
 
These reminiscences relate to the period that I spent during 1964-66 first in IBM Research 
working in Project Y and then in the Systems Development Division in the resulting ACS 
Project - then-secret projects whose aim was to build a super-computer that would be one 
hundred times faster than Stretch. My account is based mainly on memory, but also makes 
use of the small set of files that I had retained afterwards, mainly relating to patent 
applications. A scanned copy of one of these files, the paper “Dynamic Instruction 
Scheduling”, that I co-authored with Lynn Conway, Don Rozenberg and Don Senzig in 
February 1966, is included as Appendix 1. Text of a section on “Interrupts” which was 
added to the 1969 IBM San José Technical Report version of this paper is given as 
Appendix 2. 
Introduction  
In 1964 the book that I co-authored with Lawford Russell describing our work at English Electric on 
Algol compilation was published [1], and I received an invitation from Jack Bertram to join IBM 
Research, where he was in charge of computer systems research. (He had heard from an ex-colleague of 
mine that I had expressed an interest in spending some time in the States.) I initially turned this offer 
down, probably out of concern for my ability to survive in such a large pond, compared with what I was 
used to at English Electric, and since I had not thought of our work, which was motivated purely by the 
need to support the programming of English Electric’s new KDF9 computer, as being research. 
However I was persuaded to visit the T.J. Watson Research Center, Yorktown Heights, where I met 
John Cocke, and was I recall taken by him to Poughkeepsie, where I saw the immense factory in which 
IBM’s mainframe computers were being assembled. John and his colleagues, the scale of the 
Poughkeepsie factory, and Eero Saarinen’s magnificent Research Center building, all impressed me 
greatly. With some misgivings, I agreed to join IBM Research - my wife and I had plans to spend 
perhaps two or three years in the US, before returning to Britain. In the event we stayed for nearly five 
years. 
IBM had accepted my suggestion that I change course on joining them, rather than continue working on 
compilers. I was therefore very pleased when, having informed them that I had not been able to get 
English Electric’s permission to accept a long-standing invitation to join the IFIP Algol Committee, I 
was assured that IBM would support my membership. Indeed they agreed to my attending the 
committee meeting to be held in Vienna, in conjunction with an upcoming IFIP Working Conference[2], 
before travelling to the States to join them. (My wife and I in fact travelled out on the transatlantic liner 
SS France, whose tourist class accommodation and food, even, were more luxurious than anything we 
had previously experienced.) 
Project Y 
When I arrived at the T.J. Watson Research Center, in about April 1964, I became a member of Project 
Y. One of the first project members I met was Charlie Freiman, who was working on computer 
 arithmetic, and who proved a great source of advice and help to a somewhat bemused (temporary) 
immigrant to the States - we and the Freiman family became very friendly and have remained in contact 
ever since. 
Project Y was a highly secret project aimed at reclaiming the lead in high performance computing that 
IBM had enjoyed with its Stretch computer [3], but had lost to CDC’s 6600 computer [4]. I worked for 
John Cocke, and with Herb Schorr, as I recall it mainly on the design of the detailed instruction set of 
the envisaged machine. However, I do remember that both Herb and I tried to persuade John that overall 
system performance was likely to depend more on issues at the operating system level concerning the 
timely supply of code and data to the processor, and the provision of adequately fast backing storage 
and input-output, rather than at the instruction level. (Some time later, I became involved in simulation 
experiments at the operating system level. One very elementary but important lesson that I learned from 
these experiments was the importance of monitoring queue lengths as the simulation proceeded, and not 
just simulated resource utilization levels.)  
My attitude at the time to computer architecture was I feel sure strongly influenced by my experience 
with the English Electric KDF9, and knowledge of the Burroughs B5000. The KDF9 had a small high-
speed stack (the “nesting store”) which could be exploited to great effect by a clever coder, but which 
was a major challenge to an optimising compiler1. The machines had similar clock cycles and memory 
speeds, and on small kernels the KDF9 ran twice as fast as the B5000, whose stack was held in memory. 
However, when their performance at the workload level was compared the situation was completely 
reversed. This was because the B5000 was much better at subroutine calls and process switching, and 
job initiation. 
Thus I was a strong believer in machines that could be effectively programmed by straightforward 
compilation techniques, and which did not depend for their speed on having a large state that took a 
long time to switch. (If state switching is slow, one is tempted to minimise it, and this can have a major 
(bad) effect on the overall software architecture, and in all probability, on real overall performance, i.e., 
on realistic workloads, as opposed to carefully-selected kernels.) 
Prior to joining IBM I had been leading a small team at English Electric Whetstone developing 
compilers that were very fast, being intended for program development, rather than aimed at the 
production of very efficient object code. Indeed, the Whetstone Algol compiler, whose design owed a 
great deal to Edsger Dijkstra and his Algol compiler for the Electrologica X1 computer, produced an 
object program in a code that was then interpreted. This code - a precursor to the Pascal compiler P-
code - was in fact an instruction set for our notion of an ideal computer, an instruction set which I was 
later told had influenced the design of the Burroughs B6500 computer. 
We had worked in conjunction with another team, at English Electric Kidsgrove, who were developing 
an optimising compiler for Algol [5], and who were I believe as inventive as the compiler team at 
Yorktown. But the Kidsgrove Algol compiler was not generally regarded as a very successful project. It 
was late, and its results were not always very good, though it was a technical tour de force.  
My somewhat jaundiced view of optimising compilers, and the attitude it led me to regarding computer 
architecture, and in particular instruction set design, were of course not shared by John Cocke, Fran 
Allen, and the Project Y compiler optimisation team. But though my attitude differed from that of John 
and Fran, I did and do have very great admiration for their expertise, and much enjoyed working with 
them. 
                                                
1 This was even more the case with the earlier English Electric computer that I had programmed for some years, 
the DEUCE, a machine whose parentage traced back very directly to Alan Turing, With careful hand-coding 
DEUCE could significantly out-perform its contemporaries, but for many years its instruction set would defeat 
attempts to provide a successful assembler, leave alone a compiler. 
 The ACS Project 
After about a year at Yorktown I was one of twelve people from the Project Y team (of whom Jack 
Bertram, John Cocke, Fran Allen, Charlie Freiman, Ed Sussenguth, and Herb Schorr are the ones I 
recall having had most contact with) who moved to California as the nucleus of a new Advanced 
Computer Systems project, within the IBM Systems Development Division. A month or so beforehand I 
was a member of a small group, that included I believe Jack Bertram, John Cocke, and Herb Schorr, 
which made what was in effect an ACS sales call on Los Alamos, and took the opportunity to continue 
on to California for a few days to make preparations for our household moves. 
Because our first child was imminent, my wife and I moved out to California ahead of the rest of the 
team. This was probably in July or August 1965. For a few weeks I was based at the IBM Almaden 
Research Center, where I borrowed an office belonging to an absent IBM Fellow. The office was 
magnificent, and had even more magnificent views of the Santa Cruz mountains. Then (much less 
palatial) space was obtained for ACS in an IBM San Jose Laboratory offshoot building in Kifer Road, 
Sunnyvale. It was I believe there that I met, and shared an office with, Don Senzig. 
The ACS offices were in a restricted area within the Kifer Road building, behind locked doors. The 
men’s room was outside this area, and it was very common for John Cocke to forget his key card and 
find himself locked out, and need our help to be let in again. As I recall it, there were no, or at least no 
adequate, computer facilities at Kifer Road. A courier was employed to ferry magnetic tapes to and from 
the IBM Service Bureau Corporation, which was situated some distance away along the freeway 
towards San Francisco. One such courier used a gaudily-painted miniature car - his other occupation 
was as a clown and children’s entertainer. Another courier was notable because of the speed with which 
he transported tapes, something that we discovered because of the time-stamping involved in accepting 
and delivering tapes at each end of each journey. It turned out that his previous job had been delivering 
freshly-cooked pizzas! 
For many years little was revealed publicly about the ACS project - perhaps until it was referred to 
briefly by John Cocke in his 1987 Turing Award Lecture [6]. But in recent years Mark Smotherman of 
the Department of Computer Science at Clemson University has managed to gather together a 
considerable amount of information about it, which he has analyzed and made available at his website 
“IBM Advanced Computing Systems -- A Secret 1960’s Supercomputer Project” [7]. And, more 
recently, Lynn Conway, another member of the original Project Y group of twelve, has arranged that 
much original ACS documentation be declassified by IBM, and has provided a very extensive on-line 
account of her remarkable life and career, including the period that she spent with Project Y and ACS 
[8]. 
The ACS project was forced by higher management to convert to designing a System/360-compatible 
machine in 1968, and then cancelled a year later, without having delivered any machines. However, 
Mark Smotherman states that:  
“Many of the innovative CPU organization techniques pioneered in ACS were finally 
brought to the public 20 years later in the IBM RS/6000, largely through the influence of 
John Cocke. And more recently, the innovative architectural techniques of instruction 
predication and multiway branching have been adopted by HP and Intel in the design style 
called EPIC (Explicitly Parallel Instruction Computing).” [7] 
The remainder of this note, which makes use of the small set of original documents that I have in my 
own archives, provides a brief account of my recollections of the first year of ACS that complements the 
much more detailed accounts of the entire project provided by Mark Smotherman and Lynn Conway. 
 Dynamic Instruction Scheduling 
From the start Project Y, under John Cocke’s influence, was aimed at gaining maximum performance 
from the underlying high-speed technology by a combination of computer architecture and compiler 
optimisation techniques, the plans for which greatly influenced the instruction set design. (The plan was 
to have a very short instruction cycle, and to rely on the compiler to use instructions very cleverly.) 
Early plans for achieving high performance from the Project Y, and then the ACS, machine included (i) 
using a preliminary stage of instruction decoding in order to split the (sequential) instruction stream into 
two separate sequential streams, namely the index (fixed point) and the arithmetic (floating point) 
streams, and (ii) separate instructions for branch preparation and actual branching. 
Soon after the move to California, Lynn Conway, who was working for Don Rozenburg on the design 
of a register transfer level machine simulator for ACS, came up with a basic scheme for what she has 
since described as the “general multi-issuance and conflict-resolution problem”, i.e. a scheme for 
identifying instructions in a sequential program that can be issued and executed out of order, or even in 
parallel given sufficient hardware resources, in order to gain increased performance. She, Don 
Rozenburg, Dan Senzig and I began to work together on this idea with great enthusiasm.  
We came to call the scheme “Dynamic Instruction Scheduling”, and the four of us co-authored a 
detailed tutorial paper [9] about it. However, from the then un-alphabetic order of the author’s names on 
the paper 2 it is clear that Lynn was explicitly recognised by the rest of as the principal inventor of the 
DIS concept. However, Lynn’s recent comment that “Brian Randell in particular came up with some 
wonderful articulations about the DIS schemes, in his inimitable British manner” [10], and the style 
(and some of the spelling) of the paper, are consistent with my impression that I took a particularly 
active part in the writing of our paper. 3 
This paper, which is dated February 23rd, 1966, is the earliest description of the scheme that is known 
to have survived. However, two earlier documents exist indicating that patent disclosures relating to the 
scheme had been received the previous month by Vincent W. Cleary of the San Jose Patent Operations 
Office. These were “A Branching Mechanism” (Disclosure 182,739 by Randell and Senzig), and 
“Instruction Sequencing” (Disclosure 182,740 by Conway, Senzig, Randell and Rozenburg), received 
on January 26 and January 27, 1966, respectively. These two disclosures were described together in a 
subsequent memorandum by Vincent Cleary dated September 29, 1966 (i.e., after I had left ACS), as 
follows: 
“The subject disclosures relate to a lookahead scheme that looks at a plurality of instructions 
to determine how many instructions could be performed at one time simultaneously. This is 
done in a matrix type fashion with a source matrix, destination matrix, and a busy vector.” 
This memorandum in fact contained just one further sentence: 
“Due to the relative limited novelty over previous work done by IBM in the field, it was 
decided to close these disclosures.” 
                                                
2 Lynn Conway is the name that the first author subsequently adopted legally, in fact in January 1969. Since she is 
most widely known under this name, not least for her subsequent very influential work at XEROX PARC with 
Carver Mead on VLSI design, it is used for convenience throughout this narrative. 
3 The original copy of the DIS paper in my files has stapled to it a replacement title page dated January 31, 1969. 
This page is in my handwriting, and gives the title and author list, and provides an abstract. This was presumably 
prepared for the technical report version of our paper that I have now obtained (which indicates that the paper had 
been submitted for external publication – presumably unsuccessfully). The technical report version has been 
retyped – the major difference between the 1966 draft and the technical report is the inclusion in the latter of a 
fairly detailed section discussing interrupts and exceptions – see Appendix 2. 
 Hardly an adequate explanation of the decision! 
The DIS paper starts by describing a “very general, but conceptually simple, method of controlling non-
sequential instruction execution” of straight-line code sequences. The aim of the method was to ensure 
“that any instructions obeyed out of sequence do not change the contents of any registers which are to 
be used by instructions whose execution has been delayed temporarily”. It did this using what we called 
“sequencing matrices”, the rows of which held unary-coded representations of the instructions that were 
currently being considered for possible execution, and a “busy vector” to indicate which of the various 
functional units were still involved with earlier instructions. 
Its next section discusses unconditional and conditional branching, and how the latter can be given 
priority in order to maximise the possibility of achieving look-ahead. This section also explains how 
“Execute” instructions can be dealt with. The following section describes a similar sequence matrix 
scheme for dynamically scheduling accesses to interleaved storage, and includes a discussion of how to 
deal with indexing and indirect addressing. The final main section gives a detailed description of how 
the general scheme can be used to identify groups of instructions that can be issued and executed 
simultaneously. Thus the scheme described was reasonably complete - the only major omission was any 
discussion of how to deal with interrupts and exceptions (added in the 1969 Technical report version – 
see Appendix 2.) . 
It is not known to me how many of these ideas were already in Lynn Conway’s basic scheme, and 
which if any were due to the other authors of the DIS paper, but the titles of the January patent 
disclosures provide some evidence to support the conjecture that the conditional branching scheme was 
among the latter, something that accords with my admittedly imperfect memory of these happenings. 
However at this stage it is difficult, but also I would suggest unnecessary, to try to identify specific 
developments of Lynn’s original scheme, leave alone to attempt to identify them with particular 
individuals so as to subdivide the credit - there is plenty of this for everybody.  
Initial Reactions to the DIS Scheme 
My recollection is that I, at least, immediately felt that the DIS scheme could and should be used in 
place of the entire two stage instruction decoding scheme, and the conditional branching scheme 
involving separated instructions for branch preparation and actual branching, that were being planned 
for ACS at the time. This, I believed, would greatly simplify the tasks of programming, and compiling 
for, the ACS machine yet achieve at least equal performance levels. 
I was therefore, to say the least, greatly disappointed when it was instead decided to use DIS-like 
sequencing matrices after a first stage of instruction decoding, in both the floating and the fixed point 
instruction streams that were produced by this first decoding stage! (I possess a copy of an invention 
disclosure: “Multiple Instruction Issuing System” (Disclosure SA8670440, by Conway, Rozenberg, 
Homan, Wang, Randell and Senzig), dated January 20 1967), which refers to the DIS paper, and 
describes a scheme for using two sets of sequencing matrices to control the issuing of up to four 
instructions simultaneously, namely two instructions in the indexing (fixed point) unit, and two in the 
arithmetic (floating point) unit.) 
A memorandum from Bernard A. Meany, of San Jose Patent Operations, dated November 22, 1967, 
records that it had been decided not to proceed with this patent disclosure, mainly on the grounds of 
prior art related to the CDC6600, namely a patent by James Thornton and Seymour Cray [11].  
The appropriateness of this decision has been challenged by Mark Smotherman, whose analysis [12] is 
that: 
“The key ACS breakthrough was the ability to fetch multiple instructions in one cycle, enter 
multiple instructions into the scheduling matrices in one cycle, and then, of course, scan and 
 issue multiple instructions per cycle. This is the essence of a superscalar processor. This is 
not done either in the CDC 6600 implementation or in the Thornton patent.” 
A short while after this disappointment at the reaction to the DIS scheme I prepared and circulated a 
memorandum entitled “Clean Machine Design”. This summarised many aspects of the then-current 
ACS architecture, and argued that if one takes each of a set of architectural design decisions separately, 
even if each is locally optimum, the overall result so achieved can be far from optimum. This 
memorandum achieved some notoriety within ACS - unfortunately no copies can now be found, though 
not for lack of trying on my part. (I recall some years later talking about it to T.C. Chen, who I had met 
in ACS and who was by this time at the Chinese University of Hong Kong, where I visited him. He 
recalled my memorandum and referred to it much more favourably than many of the others did when it 
was first circulated.) 
Very soon afterwards (probably in Summer 1966) I left the ACS Project and moved back to IBM 
Research to join Manny Lehmann’s Project IMP [13]. Before leaving ACS I made the following 
farewell predictions to my colleagues: 
1. You will never be able to convince IBM’s main East Coast Laboratories that there is a worthwhile 
advantage to having a non-S/360-compatible word length and instruction set, so you will be forced to 
switch to producing a S/360-compatible design. 
2. The project will then be killed. 
The first prediction took about two years and the second one further year to come true. (This was 
probably my career-best “I told you so!”) 
Concluding Remarks 
Herb Schorr, John Cocke, and several others left ACS and came back to Yorktown when the Project 
was made to switch to designing a S/360-compatible machine. I was still at Yorktown, working with 
Frank Zurcher (who later became VP of Engineering at the Burroughs Corporation) in Project IMP, on 
system design methodology and multi-processor system design, though I left there in 1969 to return to 
Britain and join the University of Newcastle upon Tyne. 
Interestingly, I’ve now found out that during 1967-68 Lynn Conway and I were - completely 
independently - both working on notions of multi-level modelling, though as far as I can tell from her 
1968 paper “The Computer Design Process: A Proposed Plan for ACS” [14] this did not have anything 
equivalent to the notion of levels of abstraction that Frank Zurcher and I came up with to enable the 
direct inter-linking of, for example, operating system and hardware simulation models [15]. (Jim 
Horning, then a Stanford University graduate student, spent a Summer with me at Yorktown and this 
scheme prompted the extensive survey paper that he wrote, with some help from me, entitled “Process 
Structuring” [16].) 
In 1970 I was one of the lecturers at the International Summer School on “Data Structures and 
Computer Systems”, in Marktoberdorf, Germany. My lectures were all to be on dynamic storage 
allocation, but one of the other lecturers, David Kuck of Illinois, gave a lecture on “Ultra High Speed 
Computers” which was in fact all about various parallel processors. Goaded by this talk, I devoted my 
next lecturing slot to an impromptu talk on instruction set and look-ahead system design from the 
programmer’s viewpoint, which without mentioning ACS did include some details of the DIS scheme. 
My talk was, I recall, entitled “Ultra High Speed Conventional Computers - or - Another way to waste 
400, 000 transistors”. Edsger Dijkstra, who followed me, prefaced his lecture by commenting 
(favourably) that my lecture had contained the highest density of sarcastic remarks he could ever recall 
having heard in a single lecture! This lecture was, for many years, the only public account I ever gave of 
the DIS scheme. 
 Until very recently I had assumed that the ACS Project had essentially been a failure, in the sense of 
having had very little impact, though I was aware that some of its hardware technology ideas, and 
hardware engineers, had provided the start of the Amdahl Computer Corporation. It has been a great 
surprise to me to learn of the claims that are now being made about the significance, both inside and 
outside IBM, of the ACS architecture work, and even about our 1966 Dynamic Instruction Sequencing 
paper 4 – it would be very pleasing if these could be fully substantiated. 
The little investigation that I have documented in this account has also proved somewhat of a salutary 
experience for me, given my pretensions to be a computer historian, who as such should be fully aware 
of the frailties of human memory. To my embarrassment, it was only via interactions with Mark 
Smotherman, and through looking at my own files for the first time in many years, that I disabused 
myself of the erroneous belief, accumulated over the years, that Don Senzig and I were the sole 
originators of the DIS scheme! 
Overall, the years that I spent in the States with IBM were tremendously enjoyable and stimulating. I 
gained a huge amount from my interactions with my colleagues in Project Y and the ACS Project, as 
well as those in Project IMP. I have much enjoyed digging into my memory and files concerning the 
ACS Project, and interacting again with some of colleagues from those days, in order to produce the 
present brief account, and it is a great pleasure to acknowledge the debt that I owe to all of them. 
References 
[1] B. Randell and L. J. Russell, Algol 60 Implementation: Academic Press, 1964. 
[2] T. B. Steel Jr., “Formal Language Description Languages for Computer Programming.” 
Amsterdam: North-Holland Pub. Co., 1966, pp. 330. 
[3] S. W. Dunwell, “Design Objectives for the IBM Stretch Computer,” in Proc. Eastern Joint 
Computer Conference, 1956, pp. 20-22. 
[4] J. E. Thornton, “Parallel Operation in the Control Data 6600,” in AFIPS Conference 
Proceedings Vol. 25, Part 2: Spring Joint Computer Conference. Washington D. C.: Spartan 
Books, 1964, pp. 33-40. 
[5] E. N. Hawkins and D. H. R. Huxtable, “A Multi-Pass Translation Scheme for Algol 60,” in 
Annual Review in Automatic' Programming, vol. 3. Oxford: Pergamon Press, 1963, pp. 163-205. 
[6] J. Cocke, “The search for performance in scientific processors,” CACM, vol. 31, pp. 250-253, 
1988. 
[7] M. Smotherman, “IBM Advanced Computing Systems -- A Secret 1960’s Supercomputer 
Project,” http://www.cs.clemson.edu/~mark/acs.html. 
[8] L. Conway, “Lynn Conway's  Retrospective, Part II: Early Career Through Transition,” 
http://ai.eecs.umich.edu/people/conway/Retrospective2.html. 
[9] L. Conway, B. Randell, D. P. Rozenberg, and D. N. Senzig, “Dynamic Instruction Scheduling - 
Draft (February 23, 1966),” Advanced Computing Systems, San Jose. 
[10] L. Conway, “Lynn Conway's  ACS Archive Front-Matter: Dynamic Instruction Scheduling,” 
http://ai.eecs.umich.edu/~mirror/ACS/Lynns.ACSarchive.front.html#anchor45162. 
                                                
4 Lynn Conway goes so far as to state [8, Part 2, note 2]:  
“[The DIS] invention was so noticeable and fundamental that it survived and propagated by a 
number of means. Dynamic instruction scheduling, i.e., multiple issuance of instructions, out-of-
order, per machine cycle, subject to appropriate interlocks, has since become a classic hardware 
method for enabling instruction-level parallelism (ILP). DIS is now at the very core of the 
architectures of many important VLSI superscalar processors, such as those by Intel, Sun, MIPS, HP, 
Compaq, etc., and greatly enhances the performance of those processors.” 
 [11] J. E. Thornton and S. R. Cray, “Simultaneous Multiprocessing Computer System (Oct. 1967),” 
U.S. Patent No. 3,346,851. 
[12] M. Smotherman, “Private Communication,” July 14, 2004. 
[13] M. M. Lehmann, “A Survey of Problems and Preliminary Results Concerning Parallel 
Processing and Parallel Processors,” Proc. IEEE, vol. 54, pp. 1889-1901, 1966. 
[14] L. Conway, “The Computer Design Process: A Proposed Plan for ACS,” 
http://ai.eecs.umich.edu/~mirror/ACS/DesProcpaper/DesignProcess.html, August 6, 1968 1968. 
[15] F. W. Zurcher and B. Randell, “Iterative Multi-Level modelling: A methodology for computer 
system design,” presented at Proc. IFIP Congress 68, Edinburgh, 1968. 
[16] J. J. Horning and B. Randell, “Process Structuring,” ACM Computing Surveys, vol. 5, pp. 5-30, 
1973. 
[17] L. Conway, B. Randell, D. P. Rozenberg, and D. N. Senzig, “Dynamic Instruction Scheduling,” 
IBM Thomas J. Watson Research Center, Post Office Box 218. Yorktown Heights, New York 
10598 Report No. RJ 564, 21 March 1969. 
 
  
 
 
 
 
 
 
 
 
 
 
APPENDIX 1 
 
DYNAMIC INSTRUCTION SCHEDULING 





















 APPENDIX 2 
 (From the 1969 Technical Report version [17] of “Dynamic Instruction Scheduling”.) 
Interrupts 
By “interrupt” we mean an event that occurs at an unpredictable time during execution and which forces 
control to transfer to a fixed location. Interrupts, like branches, disrupt the orderly supply of instructions 
to the sequencing matrices. We separate interrupts into two classes; those where knowledge as to the 
precise instruction during which the interrupt occurred is important and those where it is not.  
The latter class of interrupt, typified by an I/O interrupt, can be treated essentially as unconditional 
branches. When the interrupt occurs, the normal replenishment mechanism is stopped, a pseudo branch 
instruction to the proper interrupt handling routine is generated and placed in the matrices. The location 
of the instruction that would have been next to enter the matrices had the interrupt not occurred is 
remembered if it is later desired to resume execution,  
The other class of interrupt is the program exception. Examples would be arithmetic overflow, storage 
protection violation, etc. From one point of view, these interrupts are due to errors on the part of the 
programmer and the code should be modified before being run again; i.e. being able to resume 
processing at the point of interruption is neither necessary nor desirable. If this approach is taken, it 
would probably be adequate to have an indicator assigned to each interrupt condition. In one state, the 
indicator would force a standard non-interrupting action (such as setting overflows to the largest number 
representable in the computer) as alternate to halting execution of the program.  
However, languages such as PL/l and modern multiprogramming require more flexibility than this. For 
example, in a machine that uses paging, a storage protection violation may mean that the allocation 
mechanism had temporily [sic] assigned part of a program to backing store through no fault of the 
programmer. The difficulty in handling exception interrupts is not unique to the techniques discussed 
here. Any computer that attempts to overlap the execution of instructions is going to have a problem 
(See, for example reference 35). 
One approach is to keep sufficient information available so that the computer backs up to an instruction 
where execution was correct and then executes sequentially until the interrupt occurs. We would then 
have the machines state such as register contents, instruction counter, etc., defined precisely at the end 
of each instruction. Recovery could then be identical with that defined for a strictly sequential 
organization. One technique for doing this would be for all store instructions to cause a copy of the 
visible registers at the time the store instruction was executed to be saved. Further processing then takes 
place using another identical set of registers. The location of the store instruction is saved and associated 
with the registers. When all instructions logically between two store instructions have been completed, 
the preceding register contents are discarded. When an interrupt occurs, the preceding register contents 
are activated and succeeding instructions are executed again, this time being inserted into the 
sequencing matrices one at a time and only when the predecessor is complete. When the interrupt 
occurs, its location and type can now be determined precisely 
A major disadvantage of this scheme is that is penalizes non-interrupting code because, for example, all 
store instructions must be executed sequentially. A more reasonable approach would seem to be to 
admit to the existence of the sequencing matrices and, since they contain all the necessary the necessary 
control information in a compact form, to store them as well as the visible registers when interrupts 
occur and reload them when recovery is effected. In this proposal when an instruction has been initiated, 
                                                
5 The reference is to “Guide to Model 91 Support,” IBM Form C28-6666, 1967. 
 it is removed from the sequencing matrices and held in an “issued but not completed” buffer. Only when 
it is known that correct results have been returned is the instruction discarded and the corresponding bit 
in the Busy Vector set to zero. Because of the possible presence of branch instructions, each instruction 
must carry its main store address until the time it is finally discarded. This technique certainly puts more 
burden on the programmer but if interrupts are assumed to be infrequent occurrences, trading the 
infrequent event for minimal performance loss during non-interrupting sections of code will be 
attractive. 
 
 
